Filter

Clear Filter

Archived Not Archived

Forked Not Forked

Mirrored Not Mirrored

Template Not Template

Private Public

Sort

Newest Oldest Alphabetically Reverse alphabetically Most recently updated Least recently updated Most stars Fewest stars Most forks Fewest forks Smallest size Largest size

sBubshait/ FPGABench

CSS 0 0

FPGABench evaluates whether language models can generate FPGA-ready Verilog: not just code that simulates correctly, but designs that synthesize and meet real timing, resource, and power constraints.

Updated 2026-06-13 19:28:36 +00:00