0d7fa1378addd76a0efab6db35a7b103cd544472
Description
FPGABench evaluates whether language models can generate FPGA-ready Verilog: not just code that simulates correctly, but designs that synthesize and meet real timing, resource, and power constraints.
Languages
CSS
37.7%
JavaScript
37.5%
HTML
24.8%