6a6ca780a3b6a691945b755ed9e73242befc97b4
Description
FPGABench evaluates whether language models can generate FPGA-ready Verilog: not just code that simulates correctly, but designs that synthesize and meet real timing, resource, and power constraints.
Languages
CSS
37.7%
JavaScript
37.5%
HTML
24.8%