a453bfd2f050abe050ce3d1985c914def929abf2
Description
FPGABench evaluates whether language models can generate FPGA-ready Verilog: not just code that simulates correctly, but designs that synthesize and meet real timing, resource, and power constraints.
Languages
CSS
37.7%
JavaScript
37.5%
HTML
24.8%