2026-06-13 17:13:50 +01:00
2026-06-13 17:13:50 +01:00
2026-06-13 15:59:39 +01:00
2026-06-13 15:59:39 +01:00
2026-06-13 17:13:50 +01:00
2026-06-13 15:59:39 +01:00
2026-06-13 15:59:39 +01:00
2026-06-13 15:59:39 +01:00
Description
FPGABench evaluates whether language models can generate FPGA-ready Verilog: not just code that simulates correctly, but designs that synthesize and meet real timing, resource, and power constraints.
6.1 MiB
Languages
CSS 37.7%
JavaScript 37.5%
HTML 24.8%