e5c82f173f92100634b9157793954d6ded070f16
Description
FPGABench evaluates whether language models can generate FPGA-ready Verilog: not just code that simulates correctly, but designs that synthesize and meet real timing, resource, and power constraints.
Languages
CSS
37.7%
JavaScript
37.5%
HTML
24.8%